Triggering Mechanisms of Flip Flops and Counters | IIT Madras Online videos, S. Srinivasan Digital Circuits and Systems

Home »Electronics »IIT Madras » Digital Circuits and Systems

Digital Circuits and Systems

Lecture 19: Triggering Mechanisms of Flip Flops and Counters

Embed Add to Favorite
You must be logged in to add to favorites.     Log In  Close
Download:   MP4, FLV and 3GP 389 views

Course Description :

Introduction, Combinational Logic Circuits Basics, Karnaugh Maps And Implicants, Parity Generator And Display Decoder, Cary Look Ahead Adders, 2s Complement Subtractor and BCD Adder, Introduction to Sequential Circuits, S-R,J-K and D Flip Flops, T Flip Flops, UP/Down Counters, Shift Registers, State Machines, Design of Synchronous Sequential Circuits, Mealy and Moore Circuits, Encoders and Decoders and Programmable Logic Devices.

Other Resources :

Syllabus | Citation |


Other Electronics Courses

 

Comments

No Comments Available.

Post your Comments

 
Captcha